Appendix

A Instruction Set

Each MIPS microprocessor instruction is 32 bits long. The instructions come in 3 structures. The first is R-type instructions (or sometimes known as "Special"):

A.1 R-type

The R-type instructions take 2 register inputs (RS and RT) and one output register (RD). An operation is applied to the input values and the result is placed in the destination register. The operations that are available for this instruction type are:

ADD	Simple arithmetic Addition $RD = RS - RT$				
ADDU	As ADD but does not cause an interrupt when on an Overflow.				
SUB	Simple arithmetic Subtract	RD = RS - RT			
SUBU	As SUB but does not cause an	interrupt when on an Overflow.			
AND	Bitwise And	RD = RS & RT			
OR	Bitwise Or	RD = RS RT			
XOR	Bitwise Xor	$RD = RS \wedge RT$			
NOR	Bitwise Nor	RD =~RS ~RT			
SLT	Set RD to 1 if RS is less than RT else set RD to 0				
		If (RS <rt) else="" rd="0</td"></rt)>			
SLTU	<pre>!!!!!!!!! Shaft didn't impleme</pre>	If (RS <rt) else="" rd="0<br">ent fool!!! (did I?)</rt)>			
SLTU JR	<pre>!!!!!!!!! Shaft didn't impleme Move RS to the program count</pre>	If (RS <rt) else="" rd="0<br">ent fool!!! (did I?) eer</rt)>			
SLTU JR MUL	!!!!!!!!!! Shaft didn't impleme Move RS to the program count Multiply	If (RS <rt) else="" rd="0<br">ent fool!!! (did I?) eer HI:LO = RS * RT</rt)>			
SLTU JR MUL MULU	!!!!!!!!! Shaft didn't impleme Move RS to the program count Multiply Multiply	If (RS <rt) else="" rd="0<br">ent fool!!! (did I?) eer HI:LO = RS * RT UnsignedHI:LO = RS * RT</rt)>			
SLTU JR MUL MULU DIV	!!!!!!!!!! Shaft didn't implemeMove RS to the program countMultiplyMultiplyDivide	If (RS <rt) else="" rd="0<br">ent fool!!! (did I?) eer HI:LO = RS * RT UnsignedHI:LO = RS * RT LO = RS / RT Remainder HI</rt)>			
SLTU JR MUL MULU DIV DIVU	 !!!!!!!!!! Shaft didn't impleme Move RS to the program count Multiply Multiply Divide Divide Unsigned 	If (RS <rt) else="" rd="0<br">ent fool!!! (did I?) eer HI:LO = RS * RT UnsignedHI:LO = RS * RT LO = RS / RT Remainder HI LO = RS / RT Remainder HI</rt)>			
SLTU JR MUL MULU DIV DIVU SYSCALL	 !!!!!!!!!! Shaft didn't impleme Move RS to the program count Multiply Multiply Divide Divide Unsigned Cause an exception 	If (RS <rt) else="" rd="0<br">ent fool!!! (did I?) eer HI:LO = RS * RT UnsignedHI:LO = RS * RT LO = RS / RT Remainder HI LO = RS / RT Remainder HI</rt)>			

The R-type instruction is also capable of doing shifts. The Shift operation takes an input Register to be sifted (RT) a destination register (RD) and either a 5 bit immediate value (SA) or another register (RS). Register RT is shifted by the number specified in either the SA value or the bottom 5 bits of register RS.

The operations that are available for this instruction type are:

SLL	Shift logical left filling in 0's
SRL	Shift logical right filling in 0's
SRA	Shift arithmetic right filling in RT ₃₁

The encoded instruction looks like so:

332222	22222	221111	11111	110000	000000)
109876	54321	L09876	54323	109876	5543210) Bit number
000000	RS	RT	RD	SA	OPP	Field
6	5	5	5	5	6	Field Size

A.2 I-type

The I-type instructions take 1 input register (RS) a 16 bit immediate value (IMM) and a destination register (RT). The IMM is sign extended on all arithmetic operations. An operation is applied to the input values and the result is placed in the destination register. The operations that are available for this instruction type are:

ADDI	Simple arithmetic Add	RT = RS + IMM
ADDIU	As ADD but does not cause an	interrupt when on an Overflow.
ANDI	Bitwise And	RT = RS & IMM
ORI	Bitwise Or	$RT = RS \mid IMM$
XORI	Bitwise Xor	$RT = RS \wedge IMM$
LUI	Load to the top of the register	RT = IMM << 16
SLTI	Set RT to 1 if RS is less than IN	/IM else set RT to 0
		If (RS <imm) else="" rd="0</td"></imm)>

SLTIU !!!!!!!!! Shaft didn't implement! fool!!! (Or did I?) LOOK UP!

The I-type instructions are also used to do branches. The branch instructions take a 16bit immediate (IMM) and two registers (RS and RT). RS and RT are tested and if they match the condition then the branch may proceed. To execute the branch the current Immediate after being shifted by two and sign extended is added to the current PC. This allows branches of up to 32K in either direction. The operations that are available for this instruction type are:

BGEZ Branch if Greater or Equal to Zero Br if $RS \ge 0$

BLTZ	Branch if Less Than Zero	Br if $RS < 0$
BGTZ	Branch if Greater Than Zero	Br if $RS > 0$
BLEZ	Branch if Less or Equal to Zero	Br if RS <= 0
BEQ	Branch if EQual	Br if RS == RT
BNE	Branch if Not Equal	Br if RS != RT

The memory access instructions are also encoded in I-type instructions. The immediate is sign extended and added to RS to create an effective address.

LW	Load Word	$RT = [RS+IMM]^{32}$
LH	Load Half	$RT = [RS+IMM]^{16}$
LHU	Load Half Unsigned	$RT = 0^{16} [RS + IMM]^{16}$
LB	Load Byte	$RT = [RS+IMM]^8$
LHU	Load Half Unsigned	$RT = 0^{24} [RS + IMM]^8$
LWL	Load Word Left	See below
LWR	Load Word Right	See below
SW	Store Word	$[RS+IMM]^{32} = RT$
SH	Store Half	$[RS+IMM]^{16} = RT$
LB	Store Byte	$[RS+IMM]^8 = RT$
LWL	Store Word Left	See below
LWR	Store Word Right	See below

Load/Store Word Left/Right instructions actions depend upon the bottom two bits of the address. The following four tables show the behaviour of the four instructions. The tables show each of the four bytes in the words in memory and register.

TABLE 1. Load Word Left

Register	Α	В	С	D
Memory	W	X	Y	Ζ
Addr ₁₀ =0	Ζ	В	С	D
Addr ₁₀ =1	Y	Х	С	D
Addr ₁₀ =2	Х	Y	Z	D
Addr ₁₀ =3	W	Х	Y	Z

TABLE 2. Load Word Right

Register	Α	В	С	D
Memory	W	X	Y	Z
Addr _{1.0} =0	W	Х	Y	Z
Addr ₁₀ =1	А	W	Х	Y
Addr ₁₀ =2	А	В	W	Х
Addr ₁₀ =3	А	В	С	W

TABLE 3. Store Word Left

Register	A	В	С	D
Memory	W	Х	Y	Ζ
Addr ₁₀ =0	W	Х	Y	А
Addr ₁₀ =1	W	Х	А	В
Addr ₁₀ =2	W	А	В	С
Addr ₁₀ =3	А	В	С	D

TABLE 4. Store Word Right

Register	А	В	С	D
Memory	W	X	Y	Z
Addr ₁₀ =0	А	В	С	D
Addr ₁₀ =1	В	С	D	Z
Addr ₁₀ =2	С	D	Y	Z
Addr ₁₀ =3	D	Х	Y	Z

The encoded instruction looks like so:

332222	22222	221111	111111000000000	
109876	54323	109876	5432109876543210	Bitnumber
Ityp	RS	RT	Immediate	Fields
6	5	່ 5 ່	16	Field Size

A.3 J-type

The last instruction type is J-type. There is only one J type instruction and it takes a 26 bit immediate and places it in the bottom 26 bits of the PC.

332222222	222111111111000000000	
109876543	21098765432109876543210	Bitnumber
Jtyp	Target	Fields
6	26	Field Size

Some branch instructions (BGEZ and BLTZ) as well as jumps (J and JR) can record the program counter that would have been the next instruction to be executed. This address is stored in the return address register (\$31). These instructions simply have 'AL' added to them to make JAL, BGEZAL, etc.

The full instruction encoding is as follows:

33222222 10987654	222211111 321098765	11111000000000 432109876543210) D Bitnumber
R-type(S 000000 R 000000 R 000000 R 000000 R 000000 R 000000 R	pecial) S RT S RT S RT S RT S RT S RT	RD 00000100000 RD 00000100010 RD 00000100100 RD 00000100100 RD 00000100100 RD 00000100110	J ADD(U) J SUB(U) O AND L OR D XOR L NOR
000000 R 000000 R 000000 R	S RT S RT S RT	RD SA 000V00 RD SA 000V10 RD SA 000V12) SLL(V)) SRL(V) 1 SRA(V)
000000 r	s 00000	RD 00000001002	A J(AL)R
000000 R 000000 R 00000000 R 0000000 R 0000000 R	S RT 0 S RT 0 000000000 S 000000 000000000 S 000000	0000000000011000 0000000000011010 RD 000000010000 0000000000010000 RD 000000010010 000000000010010	U MUL(U) U DIV(U) O MFHI L MTHI O MFLO L MTLO
000000	Code Code	001100) SYSCALL 1 BREAK
I-type 00100U R 00101U R 001100 R 001101 R 001110 R 001111 R	S RT S RT S RT S RT S RT S RT	Immediate Immediate Immediate Immediate Immediate Immediate	ADDI(U) SUBI(U) ANDI ORI XORI LUI
Branch 000001 R 000000 R 000100 R 000101 R 000110 R 000111 R 00001A	S A0000 S A0001 S RT S RT S 00000 S 00000	Immediate Immediate Immediate Immediate Immediate Immediate Target	BGEZ(AL) BLTZ(AL) BEQ BNE BLEZ BGTZ J(AL)
MemoryI/ 100U00 R 100U01 R 100011 R 100010 R 100110 R	0 S RT S RT S RT S RT	Immediate Immediate Immediate Immediate Immediate	LB(U) LH(U) LW LWL LWR
101000 R	.S RT	Immediate	SB

101001 RS RT 101011 RS RT 101010 RS RT 101110 RS RT	Immediate Immediate Immediate Immediate	SH SW SWL SWR
Coprocessor 0100zz00000 RT 0100zz00100 RT 0100zz00010 RT 0100zz00110 RT 0100zz0100000000 0100zz0100000000 0100zz1 Op 1100zz RS RT	RD 000000000 RD 000000000 RD 000000000 RD 000000000 RD 1000000000 Immediate Immediate Immediate Immediate Immediate Immediate Immediate Immediate	00 MFCz 00 MTCz 00 CFCz 00 CTCz BCzF BCzT COPz LWCz
1110zz RS RT	Immediate	SWCz

MIPS(R) and R3000(R) are registered trademarks of MIPS Technologies, Inc. in the United States and other countries. Charles Brej is not affiliated in any way with MIPS Technologies, Inc.