## Appendix

## A Instruction Set

Each MIPS microprocessor instruction is 32 bits long. The instructions come in 3 structures. The first is R-type instructions (or sometimes known as "Special"):

## A. 1 R-type

The R-type instructions take 2 register inputs (RS and RT) and one output register (RD). An operation is applied to the input values and the result is placed in the destination register. The operations that are available for this instruction type are:

ADD Simple arithmetic Addition $\quad$ RD $=$ RS - RT
ADDU As ADD but does not cause an interrupt when on an Overflow.
SUB Simple arithmetic Subtract $\quad$ RD $=$ RS - RT
SUBU As SUB but does not cause an interrupt when on an Overflow.
AND Bitwise And $\quad R D=R S \& R T$
OR Bitwise Or $\quad$ RD $=$ RS $\mid R T$
XOR Bitwise Xor $\quad \mathrm{RD}=\mathrm{RS} \wedge^{\wedge} \mathrm{RT}$
NOR Bitwise Nor RD $=\sim$ RS $\mid \sim R T$
SLT Set RD to 1 if RS is less than RT else set RD to 0

$$
\text { If }(R S<R T) R D=1 \text { else } R D=0
$$

SLTU !!!!!!!!!!! Shaft didn’t implement fool!!! (did I?)
JR Move RS to the program counter
MUL
Multiply
HI:LO = RS * RT
MULU
Multiply
UnsignedHI:LO = RS * RT
DIV
Divide
LO = RS / RT Remainder HI
DIVU Divide Unsigned
LO $=$ RS $/$ RT Remainder HI
SYSCALL Cause an exception
BREAK Cause an exception (The kernel knows which one was called)

The R-type instruction is also capable of doing shifts. The Shift operation takes an input Register to be sifted (RT) a destination register (RD) and either a 5 bit immediate value (SA) or another register (RS). Register RT is shifted by the number specified in either the SA value or the bottom 5 bits of register RS.

The operations that are available for this instruction type are:
SLL Shift logical left filling in 0's
SRL Shift logical right filling in 0's
SRA Shift arithmetic right filling in $\mathrm{RT}_{31}$
The encoded instruction looks like so:
33222222222211111111110000000000 10987654321098765432109876543210 Bit number


## A. 2 I-type

The I-type instructions take 1 input register (RS) a 16 bit immediate value (IMM) and a destination register (RT). The IMM is sign extended on all arithmetic operations. An operation is applied to the input values and the result is placed in the destination register. The operations that are available for this instruction type are:

ADDI $\quad$ Simple arithmetic Add $\quad$ RT $=$ RS + IMM
ADDIU As ADD but does not cause an interrupt when on an Overflow.
ANDI Bitwise And $\quad$ RT $=$ RS \& IMM
ORI Bitwise Or $\quad$ RT $=$ RS $\mid$ IMM
XORI Bitwise Xor $\quad \mathrm{RT}=\mathrm{RS}{ }^{\wedge} \mathrm{IMM}$
LUI Load to the top of the register $\quad \mathrm{RT}=\mathrm{IMM} \ll 16$
SLTI Set RT to 1 if RS is less than IMM else set RT to 0

$$
\text { If (RS<IMM) RD=1 else } \mathrm{RD}=0
$$

SLTIU !!!!!!!!!!! Shaft didn’t implement! fool!!! (Or did I?) LOOK UP!
The I-type instructions are also used to do branches. The branch instructions take a 16bit immediate (IMM) and two registers (RS and RT). RS and RT are tested and if they match the condition then the branch may proceed. To execute the branch the current Immediate after being shifted by two and sign extended is added to the current PC. This allows branches of up to 32 K in either direction. The operations that are available for this instruction type are:

BGEZ Branch if Greater or Equal to Zero $\quad \mathrm{Br}$ if $\mathrm{RS}>=0$

| BLTZ | Branch if Less Than Zero | Br if $\mathrm{RS}<0$ |
| :--- | :--- | :--- |
| BGTZ | Branch if Greater Than Zero | Br if $\mathrm{RS}>0$ |
| BLEZ | Branch if Less or Equal to Zero | Br if $\mathrm{RS}<=0$ |
| BEQ | Branch if EQual | Br if RS $==\mathrm{RT}$ |
| BNE | Branch if Not Equal | Br if RS $!=\mathrm{RT}$ |

The memory access instructions are also encoded in I-type instructions. The immediate is sign extended and added to RS to create an effective address.

| LW | Load Word | $\mathrm{RT}=[\mathrm{RS}+\mathrm{IMM}]^{32}$ |
| :--- | :--- | :--- |
| LH | Load Half | $\mathrm{RT}=[\mathrm{RS}+\mathrm{IMM}]^{16}$ |
| LHU | Load Half Unsigned | $\mathrm{RT}=0^{16} \\|[\mathrm{RS}+\mathrm{IMM}]^{16}$ |
| LB | Load Byte | $\mathrm{RT}=[\mathrm{RS}+\mathrm{IMM}]^{8}$ |
| LHU | Load Half Unsigned | $\mathrm{RT}=0^{24} \\|[\mathrm{RS}+\mathrm{IMM}]^{8}$ |
| LWL | Load Word Left | See below |
| LWR | Load Word Right | See below |
| SW | Store Word | $[\mathrm{RS}+\mathrm{IMM}]^{32}=\mathrm{RT}$ |
| SH | Store Half | $[\mathrm{RS}+\mathrm{IMM}]^{16}=\mathrm{RT}$ |
| LB | Store Byte | $[\mathrm{RS}+\mathrm{IMM}]^{8}=\mathrm{RT}$ |
| LWL | Store Word Left | See below |
| LWR | Store Word Right | See below |

Load/Store Word Left/Right instructions actions depend upon the bottom two bits of the address. The following four tables show the behaviour of the four instructions. The tables show each of the four bytes in the words in memory and register.

TABLE 1. Load Word Left

| Register | A | $\mathbf{B}$ | $\mathbf{C}$ | D |
| :--- | :--- | :--- | :--- | :--- |
| Memory | W | $\mathbf{X}$ | $\mathbf{Y}$ | $\mathbf{Z}$ |
| $\operatorname{Addr}_{1.0}=0$ | Z | B | C | D |
| $\operatorname{Addr}_{1 . .0}=1$ | Y | X | C | D |
| $\operatorname{Addr}_{1.0}=2$ | X | Y | Z | D |
| $\operatorname{Addr}_{1 . .0}=3$ | W | X | Y | Z |

TABLE 2. Load Word Right

| Register | A | $\mathbf{B}$ | $\mathbf{C}$ | D |
| :--- | :--- | :--- | :--- | :--- |
| Memory | W | $\mathbf{X}$ | $\mathbf{Y}$ | $\mathbf{Z}$ |
| $\operatorname{Addr}_{1 . .0}=0$ | W | X | Y | Z |
| $\operatorname{Addr}_{1.0}=1$ | A | W | X | Y |
| $\operatorname{Addr}_{1.0}=2$ | A | B | W | X |
| $\operatorname{Addr}_{1 . .0}=3$ | A | B | C | W |

TABLE 3. Store Word Left

| Register | A | B | C | D |
| :--- | :--- | :--- | :--- | :--- |
| Memory | W | $\mathbf{X}$ | Y | $\mathbf{Z}$ |
| $\operatorname{Addr}_{1.0}=0$ | W | X | Y | A |
| $\operatorname{Addr}_{1 . .0}=1$ | W | X | A | B |
| $\operatorname{Addr}_{1.0}=2$ | W | A | B | C |
| $\operatorname{Addr}_{1.0}=3$ | A | B | C | D |

TABLE 4. Store Word Right

| Register | A | $\mathbf{B}$ | $\mathbf{C}$ | $\mathbf{D}$ |
| :--- | :--- | :--- | :--- | :--- |
| Memory | W | $\mathbf{X}$ | $\mathbf{Y}$ | $\mathbf{Z}$ |
| $\operatorname{Addr}_{1.0}=0$ | A | B | C | D |
| $\operatorname{Addr}_{1 . .0}=1$ | B | C | D | Z |
| $\operatorname{Addr}_{1.0}=2$ | C | D | Y | Z |
| $\operatorname{Addr}_{1.0}=3$ | D | X | Y | Z |

The encoded instruction looks like so:
33222222222211111111110000000000


## A. 3 J-type

The last instruction type is J-type. There is only one J type instruction and it takes a 26 bit immediate and places it in the bottom 26 bits of the PC.

```
33222222222211111111110000000000
10987654321098765432109876543210

Bitnumber
Fields
Field Size

Some branch instructions (BGEZ and BLTZ) as well as jumps (J and JR) can record the program counter that would have been the next instruction to be executed. This address is stored in the return address register (\$31). These instructions simply have 'AL' added to them to make JAL, BGEZAL, etc.

The full instruction encoding is as follows:



MIPS(R) and R3000(R) are registered trademarks of MIPS Technologies, Inc. in the United States and other countries. Charles Brej is not affiliated in any way with MIPS Technologies, Inc.```

